Agent Skills: fpga-design
Patterns for FPGA development including RTL design (Verilog/VHDL), timing closure, clock domain crossing, high-level synthesis, and verification. Covers both traditional HDL and modern HLS approaches. Use when ", " mentioned.
UncategorizedID: omer-metin/skills-for-antigravity/fpga-design
15022
Install this agent skill to your local
Skill Files
Browse the full folder contents for fpga-design.
Loading file tree…
Select a file to preview its contents.